(China (Mainland))
Product Summary
The EP20K200EBC652-1X is a PLD. APEX 20K devices are first PLD designed with the MultiCore architecture, which combines the strengths of LUT-based and product term-based devices with an enhanced memory structure. The EP20K200EBC652-1X is configured at system power-up with data stored in an Altera serial configuration device or provided by a system controller.
Parametrics
EP20K200EBC652-1X absolute maximum ratings: (1)VCCINT, Supply voltage With respect to ground: -0.5v min, 3.6 V max; (2)VCCIO: -0.5v min, 4.6 V max; (3)VI, DC input voltage: -0.0v min, 5.75 V max; (4)IOUT, DC output current, per pin: -5mA min, 25mA max; (5)TSTG, Storage temperature: -5 to 150℃ at No bias; (6)TAMB, Ambient temperature Under bias: -5 to 135℃ (7)TJ, Junction temperature:135 ℃ max at PQFP, RQFP, TQFP, and BGA packages, under bias;150 ℃ max at Ceramic PGA packages, under bias.
Features
EP20K200EBC652-1X features:(1)Industrys first programmable logic device (PLD) incorporating system-on-a-programmable-chip (SOPC) integration; (2)High density; (3)Designed for low-power operation; (4)Flexible clock management circuitry with up to four phase-locked loops (PLLs); (5)Advanced interconnect structure; (6)Advanced packaging options; (7)Advanced software support.
Diagrams
 |
 EP20K200EFC484-1X |
|
IC APEX 20KE FPGA 200K 484-FBGA |
Data Sheet |
|
|
||||||
|
EP20K200EFC484-2 |
|
IC APEX 20KE FPGA 200K 484-FBGA |
Data Sheet |
|
|
||||||
 |
EP20K600EFC672-2N |
|
IC APEX 20KE FPGA 600K 672-FBGA |
Data Sheet |
|
|
||||||
 |
EP20K600EFC672-2X |
Other |
|
Data Sheet |
Negotiable |
|
||||||
|
EP20K600EFC672-3X |
Other |
|
Data Sheet |
Negotiable |
|
||||||
|
EP20K600EFC672-2 |
|
IC APEX 20KE FPGA 600K 672-FBGA |
Data Sheet |
|
|
||||||
