EPF10K10TC144-3N

Product Summary

The EPF10K10TC144-3N is an Embedded Programmable Logic Device. Based on reconfigurable CMOS SRAM elements, the Flexible Logic Element MatriX (FLEX) architecture incorporates all features necessary to implement common gate array megafunctions. With up to 250,000 gates, the EPF10K10TC144-3N provides the density, speed, and features to integrate entire systems, including multiple 32-bit buses, into a single device. The EPF10K10TC144-3N is reconfigurable, which allows 100% testing prior to shipment. As a result, the designer is not required to generate test vectors for fault coverage purposes. Additionally, the designer does not need to manage inventories of different ASIC designs; The EPF10K10TC144-3N can be configured on the board for the specific functionality required.

Parametrics

EPF10K10TC144-3N absolute maximum ratings: (1)VCC Supply voltage With respect to ground:–2.0V to 7.0V; (2)VI DC input voltage:–2.0V to 7.0V; (3)IOUT DC output current, per pin: –25 to 25mA; (4)TSTG Storage temperature No bias: –65 to 150℃; (5)TAMB Ambient temperature Under bias: –65 to 135℃; (6)TJ Junction temperature Ceramic packages, under bias: 150℃; (7)PQFP, TQFP, RQFP, and BGA packages, under bias: 135℃.

Features

EPF10K10TC144-3N features: (1)Embedded array for implementing megafunctions, such as efficient memory and specialized logic functions; (2)Logic array for general logic functions; (3)High density; (4)MultiVolt I/O interface support; (5)5.0-V tolerant input pins in FLEX?10KA devices; (6)Low power consumption (typical specification less than 0.5mA in standby mode for most devices); (7)FLEX 10K and FLEX 10KA devices support peripheral component interconnect Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2; (8)FLEX 10KA devices include pull-up clamping diode, selectable on a pin-by-pin basis for 3.3-V PCI compliance; (9)Select FLEX 10KA devices support 5.0-V PCI buses with eight or fewer loads; (10)Built-in Joint Test Action Group (JTAG) boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1-1990, available without consuming any device logic.

Diagrams